N-channel TrenchPLUS standard level FET

Rev. 05 — 9 February 2009

Product data sheet

Product profile 1.

1.1 **General description**

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. The devices include TrenchPLUS current sensing and diodes for ElectroStatic Discharge (ESD) protection. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- Electrostatically robust due to integrated protection diodes
- Low conduction losses due to low on-state resistance
- Q101 compliant

1.3 Applications

Electrical Power Assisted Steering (EPAS)

1.4 Quick reference data

Table 1. **Quick reference** Symbol Parameter Conditions Min Тур Max Unit T_i ≥ 25 °C; T_i ≤ 175 °C drain-source voltage -40 V VDS drain current V_{GS} = 10 V; T_{mb} = 25 °C; [1] 155 A I_{D} see Figure 2; see Figure 3; **Static characteristics** $V_{GS} = 10 \text{ V}; I_D = 50 \text{ A};$ 5 R_{DSon} drain-source -4.5 mΩ on-state resistance $T_i = 25 \text{ °C}; \text{ see Figure 7};$ see Figure 8 T_i > -55 °C; T_i < 175 °C; I_D/I_{sense} ratio of drain current 450 500 550 to sense current $V_{GS} > 10 V$

[1] Current is limited by power dissipation chip rating.



- Reduced component count due to integrated current sensor
- Suitable for standard level gate drive sources
- Variable Valve Timing for engines

2. Pinning information

Table 2.	Pinning	information					
Pin	Symbol	Description	Simplified outline	Graphic symbol			
1	G	gate		d			
2	ISENSE	Sense current	mb				
3	D	drain					
4	KS	Kelvin source					
5	S	source		^g \ 🛱 , 🗖 /			
mb	D	mounting base; connected to					
		drain	SOT426 (D2PAK)	s <i>MBL368</i> Isense Kelvin source			

3. Ordering information

Table 3. Ordering information						
Type number	Package					
	Name	Description	Version			
BUK7105-40AIE	D2PAK	Plastic single-ended surface-mounted package (D2PAK); 5 leads (one lead cropped)	SOT426			

4. Limiting values


Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	40	V
V _{DGR}	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$		-	40	V
V _{GS}	gate-source voltage			-20	20	V
I _D	drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see } Figure 2; \text{ see } Figure 3$	[1]	-	155	А
			[2]	-	75	А
		T _{mb} = 100 °C; V _{GS} = 10 V; see <u>Figure 2</u> ;	[2]	-	75	А
I _{DM}	peak drain current	$T_{mb} = 25 \text{ °C}; t_p \le 10 \mu\text{s}; \text{ pulsed}; \text{ see } \frac{\text{Figure } 3}{10 \mu\text{s}}$		-	620	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>		-	272	W
I _{GS(CL)}	gate-source clamping	continuous		-	10	mA
	current	pulsed; $t_p = 5 \text{ ms}; \delta = 0.01$		-	50	mA
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
Source-dr	ain diode					
I _S	source current	T _{mb} = 25 °C	[1]	-	155	А
			[2]	-	75	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	620	А
Avalance	ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$ I_D = 75 \text{ A}; \text{V}_{sup} \leq 40 \text{ V}; \text{R}_{GS} = 50 \Omega; \text{V}_{GS} = 10 \text{ V}; \\ \text{T}_{j(\text{init})} = 25 ^{\circ}\text{C}; \text{ unclamped} $		-	1.46	J
Electrosta	tic discharge					
V _{esd}	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 kΩ		-	6	kV


[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.



5. Thermal characteristics

Table 5.	5. Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	minimum footprint; mounted on a printed-circuit board	-	50	-	K/W
$R_{\text{th}(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.55	K/W




6. Characteristics


Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static chara	acteristics					
V _{(BR)DSS}	drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	40	-	-	V
	breakdown voltage	I_D = 0.25 mA; V_{GS} = 0 V; T_j = -55 °C	36	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C}; \text{ see}$ Figure 9	2	3	4	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C}; \text{ see}$ Figure 9	1	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C}; \text{ see}$ Figure 9	-	-	4.4	V
I _{DSS}	drain leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.1	10	μA
		$V_{DS} = 40 \text{ V}; \text{ V}_{GS} = 0 \text{ V}; \text{ T}_{j} = 175 \text{ °C}$	-	-	250	μA
V _{(BR)GSS}	gate-source breakdown voltage	I _G = 1 mA; V _{DS} = 0 V; T _j < 175 °C; T _j > -55 °C	20	22	-	V
		I_G = -1 mA; V_{DS} = 0 V; T_j < 175 °C; T_j > -55 °C	20	22	-	V
I _{GSS}	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}; T_j = 25 \text{ °C}$	-	22	1000	nA
		$V_{DS} = 0 \text{ V}; V_{GS} = -10 \text{ V}; T_j = 25 \text{ °C}$	-	22	1000	nA
		$V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}; T_j = 175 \text{ °C}$	-	-	10	μA
		$V_{DS} = 0 \text{ V}; V_{GS} = -10 \text{ V}; T_j = 175 \text{ °C}$	-	-	10	μA
R _{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I _D = 50 A; T _j = 25 °C; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	4.5	5	mΩ
		V_{GS} = 10 V; I _D = 50 A; T _j = 175 °C; see Figure 7; see Figure 8	-	-	9.5	mΩ
R _(D-ISENSE) on	n drain-ISENSE on-state resistance	V_{GS} = 10 V; I_D = 100 mA; T_j = 25 °C; see <u>Figure 16</u>	0.98	1.08	1.18	Ω
		V_{GS} = 10 V; I_D = 100 mA; T_j = 175 °C; see Figure 16	1.86	2.05	2.24	Ω
I _D /I _{sense}	ratio of drain current to sense current	V _{GS} > 10 V; T _j > -55 °C; T _j < 175 °C	450	500	550	
Dynamic cl	haracteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 32 \text{ V}; V_{GS} = 10 \text{ V};$	-	120	127	nC
Q _{GS}	gate-source charge	T _j = 25 °C; see <u>Figure 14</u>	-	19	22	nC
Q _{GD}	gate-drain charge		-	50	60	nC
C _{iss}	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;$	-	4300	5000	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 12</u>	-	1400	1670	pF
C _{rss}	reverse transfer capacitance		-	820	1100	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 1.2 \Omega; V_{GS} = 10 \text{ V};$	-	35	-	ns
t _r	rise time	$R_{G(ext)} = 10 \ \Omega; T_j = 25 \ ^{\circ}C$	-	115	-	ns
t _{d(off)}	turn-off delay time		-	155	-	ns
t _f	fall time		-	110	-	ns


N-channel TrenchPLUS standard level FET

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
L _D	internal drain inductance	from upper edge of drain mounting base to centre of die; $T_j = 25 \text{ °C}$	-	2.5	-	nH
L _S	internal source inductance	from source lead to source bond pad; T _j = 25 °C	-	7.5	-	nH
Source-d	rain diode					
V_{SD}	source-drain voltage	I _S = 40 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 17</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = -10 \text{ V};$	-	96	-	ns
Q _r	recovered charge	V _{DS} = 30 V; T _j = 25 °C	-	224	-	nC

Table 6. Characteristics ...continued








NXP Semiconductors

BUK7105-40AIE



N-channel TrenchPLUS standard level FET

7. Package outline




Fig 18. Package outline SOT426 (D2PAK)

8. Revision history

Table 7. Revision histo	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK7105-40AIE_5	20090209	Product data sheet	-	BUK71_7905_40AIE-04
Modifications:		of this data sheet has been of NXP Semiconductors.	n redesigned to comply w	ith the new identity
	 Legal texts 	have been adapted to the	new company name whe	re appropriate.
	 Type numb 	er BUK7105-40AIE separa	ted from data sheet BUK	71_7905_40AIE-04.
BUK71_7905_40AIE-04	20040206	Product data	-	BUK71_7905_40AIE-03
BUK71_7905_40AIE-03	20030523	Product data	-	BUK71_7905_40AIE-02
BUK71_7905_40AIE-02	20021001	Product data	-	BUK71_7905_40AIE-01
BUK71_7905_40AIE-01	20020725	Product data	-	-

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

N-channel TrenchPLUS standard level FET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline12
8	Revision history13
9	Legal information14
9.1	Data sheet status14
9.2	Definitions14
9.3	Disclaimers
9.4	Trademarks14
10	Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.



For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: Rev. 05 — 9 February 2009 Document identifier: BUK7105-40AIE_5

All rights reserved.