Power MOSFET 40 V, 70 A, Single N-Channel, DPAK

Features

- Low R_{DS(on)}
- High Current Capability
- Low Gate Charge
- AEC Q101 Qualified STD5406N
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Electronic Brake Systems
- Electronic Power Steering
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltag	Gate-to-Source Voltage			±20	V
Continuous Drain			I _D	70	Α
Current – R ₀ JC				40	
Power Dissipation – $R_{\theta JC}$	Steady State T _C = 25°C		P _D	100	W
Continuous Drain Current – R _{B.IA}	Steady State	T _A = 25°C	I _D	12.2	Α
(Note 1)	State	T _A = 125°C		7.0	
Power Dissipation – R _{θJA} (Note 1)	Steady State T _A = 25°C		P _D	3.0	W
Pulsed Drain Current	t _p =	= 10 μs	I _{DM}	150	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 175	°C
Source Current (Body Diode) Pulsed			Is	63.5	Α
Single Pulse Drain-to Source Avalanche Energy – (V_{DD} = 50 V, V_{GS} = 10 V, I_{PK} = 30 A, L = 1 mH, R_G = 25 Ω)			EAS	450	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE RATINGS (Note 1)

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	1.5	°C/W
Junction-to-Case (Note 1)	$R_{\theta JA}$	49	

1

 Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} TYP	I _D MAX (Note 1)	
40 V	8.7 mΩ @ 10 V	70 A	

N-Channel







MARKING

Y = Year WW = Work Week 5406N = Specific Device Code G = Pb-Free Device

ORDERING INFORMATION

Device	Package	Shipping†
NTD5406NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
STD5406NT4G	DPAK (Pb-Free)	2500 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter	Symbol	Test Con	dition	Min	Тур	Max	Unit
OFF CHARACTERISTICS			•		•	•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			٧
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				42		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 40 V	T _J = 25°C			1.0	μΑ
			T _J = 100°C			10	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{C}$	_{SS} = ±30 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{DS}$) = 250 μΑ	1.5		3.5	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-7.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V,	I _D = 30 A		8.7	10	mΩ
		V _{GS} = 5.0 V,	I _D = 10 A		13.2	17	7
Forward Transconductance	9FS	V _{GS} = 10 V,	I _D = 10 A		19		S
CHARGES AND CAPACITANCES	•		•		-	-	-
Input Capacitance	C _{ISS}				1375	2500	pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 \text{ V, f} = V_{DS} = 3$	1.0 MHz,		370	700	
Reverse Transfer Capacitance	C _{RSS}	• 08 – 8			160	300	
Total Gate Charge	Q _{G(TOT)}				45		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V		2.0			
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 30 \text{ A}$			5.4		
Gate-to-Drain Charge	Q_{GD}				20		
SWITCHING CHARACTERISTICS, Vo	as = 10 V (Note	3)			-		
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 10 \text{ V}, V_{DD} = 32 \text{ V},$ $I_{D} = 30 \text{ A}, R_{G} = 2.5 \Omega$			7.2		ns
Rise Time	t _r				57		
Turn-Off Delay Time	t _{d(OFF)}				30		
Fall Time	t _f				67		
SWITCHING CHARACTERISTICS, VC	as = 5 V (Note 3))					
Turn-On Delay Time	t _{d(ON)}				15		ns
Rise Time	t _r	V _{GS} = 5.0 V, V	_{DD} = 20 V,		147		7
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 30 \text{ A}, R_G = 2.5 \Omega$			20		7
Fall Time	t _f				29		<u> </u>
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	v _o	V _{GS} = 0 V,	T _J = 25°C		0.82	1.1	V
		I _S = 10 A	T _J = 125°C		0.67		7
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{SD}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 10 \text{ A}$			46		ns
Charge Time	t _a				24		7
Discharge Time	t _b				22		7
Reverse Recovery Charge	Q _{RR}				65		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



 $V_{DS} \ge 10 \text{ V}$ 70 ID, DRAIN CURRENT (AMPS) 60 50 40 30 T_J = 100°C 20 $T_J = 25^{\circ}C$ 10 $T_J = -55^{\circ}C$ 0 0 2 5 8 6 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased
Safe Operating Area

TYPICAL PERFORMANCE CURVES





Figure 12. Thermal Response

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)


CASE 369C-01 ISSUE D



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM

	INC	HES	MILLIN	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
b	0.025	0.035	0.63	0.89		
b2	0.030	0.045	0.76	1.14		
b3	0.180	0.215	4.57	5.46		
С	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
E	0.250	0.265	6.35	6.73		
е	0.090 BSC		2.29 BSC			
Н	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.108 REF		2.74	REF		
L2	0.020 BSC		0.51	BSC		
L3	0.035	0.050	0.89	1.27		
L4		0.040		1.01		
Z	0.155		3.93			

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and war engineer trademarks of semiconductor components industries, Ite (SciLLC) solitate services are injective to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative